Near-thermal limit gating in heavily-doped III-V semiconductor nanowires
  using polymer electrolytes by Ullah, A. R. et al.
ar
X
iv
:1
71
0.
06
95
0v
2 
 [c
on
d-
ma
t.m
es
-h
all
]  
6 F
eb
 20
18
Near-thermal limit gating in heavily-doped III-V semiconductor nanowires using
polymer electrolytes
A.R. Ullah,1 D.J. Carrad,1, 2 P. Krogstrup,2 J. Nyg˚ard,2 and A.P. Micolich1, ∗
1School of Physics, University of New South Wales, Sydney NSW 2052, Australia
2Center for Quantum Devices and Station Q Copenhagen, Niels Bohr Institute,
University of Copenhagen, Universitetsparken 5, DK-2100 Copenhagen, Denmark
(Dated: February 8, 2018)
Doping is a common route to reducing nanowire transistor on-resistance but has limits. High
doping level gives significant loss in gate performance and ultimately complete gate failure. We
show that electrolyte gating remains effective even when the Be doping in our GaAs nanowires
is so high that traditional metal-oxide gates fail. In this regime we obtain a combination of sub-
threshold swing and contact resistance that surpasses the best existing p-type nanowire MOSFETs.
Our sub-threshold swing of 75 mV/dec is within 25% of the room-temperature thermal limit and
comparable with n-InP and n-GaAs nanowire MOSFETs. Our results open a new path to extending
the performance and application of nanowire transistors, and motivate further work on improved
solid electrolytes for nanoscale device applications.
I. INTRODUCTION
Complementary metal-oxide-semiconductor (CMOS)
technology is central to modern integrated circuits. The
technology combines p-type and n-type Metal-Oxide-
Semiconductor Field-Effect Transistors (MOSFETs), ex-
ploiting the opposing charge carrier polarity and chan-
nel current versus gate voltage characteristics to achieve
low power logic. Miniaturisation drove development of
nanowire CMOS featuring III-V nanowires integrated on
Si towards high performance at low cost [1–3]. This is un-
derpinned by broader research aimed at improved gating
in III-V Nanowire Field-Effect Transistors (NWFETs)
seeking steeper sub-threshold slope and lower para-
sitic resistance for reduced operating voltage and en-
hanced energy efficiency [4]. Progress has been strong
for n-type III-V NWFETs with near-thermal limit sub-
threshold slope obtained for InP [5], InGaAs [6] and Al-
GaAs/GaAs [7]. Integration of n-type III-V NWFETs on
Si is well established [6, 8] with GHz operation demon-
strated [9]. Most of these devices achieve their excellent
gate channel coupling by employing high-κ dielectrics
such as HfO2.
The development of p-type III-V NWFETs has lagged
behind [1]. This is caused by several key challenges
for p-type devices including lower intrinsic carrier mo-
bility and difficulties in growth, doping and fabrication
of high quality ohmic contacts and gates. Hence III-V
nanowire CMOS typically features p-type transistors far
less ideal than their n-type counterparts [5, 10, 11]. Here
we present polymer electrolyte gated Be-doped p+-GaAs
NWFETs with near-thermal limit gating that point out
a path to filling this significant performance gap. Our
p+-doping ensures low contact resistance and high chan-
nel conductivity while the electrolyte gate provides sub-
threshold slope ∼ 75 mV/dec, on-off ratio of order 104
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and low hysteresis. This is despite the doping level being
so high that traditional metal-oxide gate structures fail
completely, i.e., give no gate modulation or very poor
on-off ratio (< 3) [12]. In particular, even top gates
with HfO2 dielectric – similar to those that facilitate near
thermal limit switching in, e.g., InP [5] – do not provide
effective transistor action.
Our polymer electrolyte (PE) gate consists of an
electron-beam patterned polymer gel, e.g., polyethylene
oxide, spanning the gap between a metal electrode and
the nanowire [13]. The gel absorbs water providing an
environment for mobile ions, either H+/OH− from dis-
sociated H2O, or added salt, e.g., LiClO4 [14]. Gating
occurs by electric field driven ion migration with gate
charge forming a concentric ion layer within ∼ 1 nm of
the nanowire surface [15]. The resulting strong gating has
seen electrolyte gating become a well-known approach to
improved performance in materials ranging from organic
semiconductors to chalcogenides [16]. Electrolyte gat-
ing also provides a simpler route to achieving concentric
gating action for nanowire devices [13, 17]. The key re-
sult of this work is a demonstration that electrolyte-gated
nanowire transistors remain functional even in the limit
where the doping density becomes sufficiently high that
traditional gating approaches fail. This is useful because
heavy doping provides a path to reduced contact and
channel resistance. Additionally, PE gates are far sim-
pler to produce than traditional metal-oxide wrap-gate
structures [18–21] and utilise an intrinsically biocompat-
ible material [22]. Nanopatterned PE gates have been
used in applications from enacting external ionic doping
of quantum devices [17, 23] to ionic-to-electronic signal
transduction [14]. Here we extend this to include im-
proved p-type NWFETs for room temperature nanowire
complementary circuits.
2FIG. 1. Source-drain current Isd vs gate voltage Vg for (a) metal-oxide top-gated and (b) PE-gated NWFETs. Both feature
high Be acceptor concentration NA = 1.5× 10
19 cm−3 p+-GaAs. Vsd = 100 mV for all traces with solid (dashed) lines showing
sweeps towards more positive (negative) Vg. The blue and green traces in (a) are the metal top-gate and n
+-Si back-gates,
respectively. The blue traces are offset downwards by 100 nA for clarity. The green and red traces in (b) are for the n+-Si back-
gate and PE-gate respectively. The dashed black line in (b) indicates the thermal limit sub-threshold swing 60 mV/dec. The
inset to (a) shows the metal-oxide top-gated data from (a) on a linear scale to further demonstrate that weak gate modulation
and no clear switching is observed. Corresponding device structures are inset to (a) and (b); S = source, D = drain, G = gate
electrode, NW = nanowire, PEO = polyethylene oxide. The typical gate electrode G to nanowire gap is 2 µm for the device
in (b). All data obtained at room temperature.
II. METHODS
Our self-catalysed [24] GaAs nanowires were grown by
molecular beam epitaxy on (111)Si [25]. The undoped
core was grown at 630◦C using As4 and a V/III flux ratio
of 60 for 30− 45 minutes. The Be-doped shell was grown
at 465◦C using As2 and a V/III ratio of 150 for 30 minutes
giving nanowires with typical diameter 150−200 nm and
length 5−7 µm. The nanowires should be pure zincblende
crystal phase throughout. There will possibly be some
short wurtzite segments at the ends [26]; these will be
buried under the contacts. We focus here on nanowires
with shell acceptor density NA = 1.5 × 10
19 cm−3; the
highest doping density from our earlier work on all-
inorganic p-GaAs NWFETs [12]. Nanowires were trans-
ferred to a pre-patterned HfO2/SiO2-coated n
+-Si sub-
strate for device fabrication with two architectures used:
(a) a traditional metal-oxide Ω-gate structure (Fig. 1(a)
inset) and (b) a PE gate (Fig. 1(b) inset). Fabrica-
tion for both began with the contacts. These were de-
fined by electron-beam lithography (EBL) and thermal
evaporation of 200 nm of 1% Be in Au alloy (ACI Al-
loys). GaAs native oxide at the contact interfaces was
removed by a 30 s etch in 10% HCl solution. The metal-
oxide gate was produced in two steps. First a patterned
10 nm layer of the high-κ insulator HfO2 was defined
by EBL and atomic layer deposition (ALD). An overlap-
ping 20/180 nm Ti/Au gate electrode was then formed
in a separate round of EBL and metal deposition.
For PE-gated devices, the Ti/Au gate electrode ter-
minated 2 µm from the nanowire and was defined by
EBL and thermal evaporation [13]. Patterning of the PE
was the final step. 200 mg polyethylene oxide (molecular
weight 200k – Aldrich) was dissolved in 10 mL methanol
by sonication for 30 min. Addition of LiClO4 is optional
and provides no significant performance enhancement in
our NWFETs [14]. For all of the PE gates used in this
study, the polyethylene oxide is doped with LiClO4 with
a 1 : 10 LiClO4:PEO ratio. The solution was left to stand
overnight with the supernatant spin-coated onto the de-
vice at 3000 rpm for 60 s. The device was baked at 90◦C
for 30 mins to remove residual methanol. Polyethylene
3FIG. 2. (a) Source-drain current Isd vs source-drain voltage Vsd for the PE-gated NWFET with Vg = 0 V (blue solid), +2 V
(green dashed) and +4 V (red dotted) demonstrating the ohmic contact performance obtained via high acceptor density. (b)
Isd vs PE gate voltage Vg for Vsd = 10 mV (blue dashed), 50 mV (green dotted) and 100 mV (red solid) demonstrating slight
dependence of threshold voltage on Vsd. Corresponding threshold voltage values are 2.75 V, 2.80 V and 2.90 V, respectively.
The dashed black line in (b) indicates the thermal limit sub-threshold swing 60 mV/dec.
oxide acts as a positive EBL resist [13] and was directly
patterned by EBL with beam energy 7 keV and dose
300 µC/cm2. Development in H2O removed unexposed
regions giving nanoscale PE strips between the gate elec-
trode and nanowire [13]. Electrical measurements were
performed at room temperature in ambient. Yokogawa
GS200 voltage sources supplied the source-drain voltage
Vsd and gate voltage Vg for both PE and metal-oxide
gates. we measured the drain current Id using a Keith-
ley 6517A electrometer.
III. RESULTS
A key challenge for p-GaAs NWFETs is obtaining low
contact resistance and strong gate performance simulta-
neously. Low resistance contacts to GaAs nanowires are
difficult because surface-states pin the surface Fermi en-
ergy mid-gap, unlike for InAs, where the surface Fermi
energy is pinned at the conduction band edge. This leads
to a significant Schottky barrier for metal-GaAs inter-
faces. Ohmic contacts to GaAs typically use an annealed
alloy of a noble metal and a diffusive dopant [27], e.g.,
AuGe for n-type [7] and AuBe for p-type [12]. The idea
is that the diffusive dopant causes the semiconductor lo-
cal to the metal contact to become very highly doped.
This makes the Schottky barrier depletion region very
narrow, raising the electron tunnelling probability and
giving a linear I-V characteristic for the contact. This
can be assisted by doping the semiconductor local to the
contact by other means, e.g., by ion-implantation [28], or
during growth [25, 29].
Our GaAs nanowires are readily doped p-type with
Be, which incorporates preferentially via the nanowire
side facets enabling structures with an undoped core and
Be-doped shell [25]. A Be-doped shell provides an ideal
interface for AuBe contacts with narrow Schottky barrier
and thereby p-type NWFETs with low resistance ohmic
contacts. We recently showed that contact annealing is
detrimental in this case likely because the Be diffusion
rate within the nanowire exceeds the Be out-diffusion
rate from the alloy, reducing the net doping level at the
contact interface [12]. This provides a strong incentive to
compensate by maximising shell doping density to ensure
the Schottky barrier depletion width remains minimised.
However, this approach brings a second problem: severe
loss in gate performance. Figure 1(a) shows Isd versus
Vg for a p-GaAs nanowire MOSFET with high shell ac-
ceptor density NA = 1.5 × 10
19 cm−3. The metal-oxide
Ω-gate (blue trace) modulates the current by a factor of
2 at best despite the use of high-κ dielectric. The data
is presented on a focussed linear Isd scale in the inset to
Fig. 1(a) to conclusively demonstrate this. To prove that
this is not due to limited gate voltage range, we take
a separate device to catastrophic gate dielectric break-
down without switching being observed. The data for
this is shown in Supplementary Fig. 1. We obtain simi-
lar lack of gate efficacy from the n+-Si back-gate (green
4trace). Poor gating at the high free carrier density aris-
ing from degenerate doping is expected; it is exactly why
FETs do not have metal channels. An obvious poten-
tial solution is to keep the shell doping density high near
the contacts yet lower near the gate. Unfortunately, it
is not clear how to achieve nanowire shell growth with
controlled axial doping variation. Ion implantation is an
alternative but one that causes significant damage to the
nanowire [28]. Thus for our p-GaAs nanowire MOSFETs
we are trapped in an unfortunate trade-off between con-
tact resistance and gate performance governed by shell
doping density. Our key finding in this paper is that
electrolyte gating offers a path to obtaining low contact
resistance and good gate performance simultaneously.
Figure 1(b) shows the performance of the PE gate (red
trace) for a p-GaAs nanowire with NA = 1.5×10
19 cm−3
from the same growth. The green trace shows the per-
formance for the n+-Si back-gate to confirm that con-
ventional gating still fails and there is no unanticipated
difference between the nanowires in Figs. 1(a) and 1(b).
The PE gate gives very strong gating with sub-threshold
swing S ∼ 75±15 mV/dec and on-off ratio near 104. The
sub-threshold swing is comparable to the best obtained
for n-InP (68 mV/dec) [5] and n-GaAs (70 mV/dec) [7]
nanowire MOSFETs and within 25% of the room temper-
ature thermal limit (60 mV/dec). We obtain on-current
Ion ∼ 0.25 µA at Vsd = 100 mV corresponding to 400 kΩ
channel resistance, with contact resistance Ron ∼ 30 kΩ
previously measured for this doping level [12]. Simi-
lar performance is obtained from separate nominally-
identical devices as demonstrated by the data in Fig. 2.
Figure 2(a) shows Isd versus Vsd for a PE gated device
at several Vg demonstrating good linear contact perfor-
mance throughout the entire PE gate range. Satura-
tion is not observed for Vsd < 2.5 V in these high NA
nanowires, as expected given their high doping density.
A significant aspect of Fig. 1(b) is the low hysteresis, par-
ticularly in the sub-threshold regime, which we attribute
to three factors. First, growth on (111)Si gives {110}
side-facets for which surface-states largely reside outside
the band-gap [30, 31]. Second, there is no added oxide be-
yond the thin GaAs native oxide that grows upon air ex-
posure. Third, the high density of free carriers in the shell
and mobile ions in the PE strongly screen the residual
surface state/oxide trapping effects. As with the p-GaAs
nanowire MOSFETs, the precise performance is tunable
via NA, for example, at lower NA = 1 × 10
18 cm−3 we
see slightly poorer sub-threshold swing (95 mV/dec) and
higher Ron ∼ 1.4 MΩ but improved on-off ratio ∼ 10
6,
lower threshold voltage (∼ +2V) and no appreciable
worsening in hysteresis. We also find that the threshold
voltage is slightly influenced by Vsd as shown in Fig. 2(b).
We do not expect significant short-channel effects in our
devices, and accordingly, the threshold shift direction is
opposite that expected for drain-induced barrier lower-
ing (DIBL). The threshold shift direction is instead in-
dicative of the increased Isd that naturally follows in-
creased Vsd at fixed Vg, consistent with other nanowire
transistors [5, 10]. Finally, we comment briefly on the
field-effect mobility for our device. We can obtain the
field-effect mobility µFE = gmL
2/CVds with transcon-
ductance gm = ∂Ids/∂Vg, channel length L and gate ca-
pacitance C. The latter is difficult to accurately estimate
for an electrolyte gate and should be considered an order-
of-magnitude estimate at best. Here we estimate the ca-
pacitance of the electrical double layer at the PE/NW in-
terface using a concentric cylinder formula C = 2πǫrǫ0Lln(1+t/r)
where ǫ0 is the permittivity of free space, t is the electrical
double layer thickness and r is the nanowire radius. We
measured r = 72.5 nm by scanning electron microscopy,
and L = 1.5 µm, which is the length of nanowire cov-
ered by the PE gate, by optical microscopy. We take
typical values of ǫr = 20 and t = 1 nm for a polyethylene
oxide formulation similar to ours from Takeya et al. [32]
and thereby obtain C ≈ 0.12 pF. This gives a capaci-
tance per area of 17 µF/cm2, which is consistent with
the 10 µF/cm2 typical of polyethylene oxide-based poly-
mer electrolytes [15]. With a measured transconductance
gm = 175 nS at Vsd = 100 mV for the data in Fig. 1(b),
we obtain µFE ≈ 0.3 cm
2/Vs. The field-effect mobility
is low compared to, e.g., InAs nanowire transistors, but
this is not unexpected given the much higher effective
mass m∗ ∼ 0.35m0 for 1D-confined holes in GaAs [33]
(c.f., m∗ ∼ 0.023m0 for electrons in InAs nanowires [34]),
and the fact that conduction occurs largely via a thin,
heavily-doped shell in our devices.
IV. DISCUSSION
We now put our results into context with other p-type
III-V NWFETs. The most promising alternate III-V is
GaSb, which is intrinsically p-type even when undoped
due to native antisite defects [35, 36]. Dey et al. [10]
recently reported on single InAs/GaSb nanowire CMOS
inverters with a GaSb p-MOSFET sub-threshold swing
S = 400 mV/dec, on-off ratio ∼ 101.8 and on-resistance
Ron > 1.2 MΩ. Our device in Fig. 1(b) surpasses all
three performance metrics. The on-resistance for GaSb
NWFETs can be improved by Zn doping [37] but this
compromises on sub-threshold swing, as for GaAs p-
MOSFETs [12]. Babadi et al. [37] obtain Ron ∼ 26 kΩ
with S ∼ 820 mV/dec for moderate Zn doping and short
channel length L = 200 nm but lose pinch-off for longer
channels and/or higher doping levels. The one aspect
where our PE-gated GaAs NWFETs fall behind is ac re-
sponse. The InAs/GaSb CMOS inverter of Dey et al.
shows square-wave fidelity loss at ∼ 10 kHz [10]. We
currently experience fidelity loss at ∼ 10 Hz due to the
limited ionic conductivity of our PE, but our estimates
suggest ∼ 1 kHz is possible with some engineering of the
PE and device design [14], whilst MHz operation of other
PE-gated devices is well established [15]. A key limita-
tion of polyethylene oxide-based electrolyte gates is their
strong affinity for water and hygroscopic nature, which
makes their performance sensitive to ambient humidity
5and hydration accumulated during processing [14]. We
expect improved performance to be obtained by a shift
to other electrolyte-gate materials see, e.g., discussion in
Kim et al. [15], as well as through further engineering of
NA and the device architecture; this will be the subject
of future work.
Briefly considering other p-type III-Vs, p-InAs gives
ambipolar behaviour because conduction via the sub-
surface electron layer from surface Fermi-level pinning
competes with hole conduction in the core [38]. This
competition leads to poor off-current and sub-threshold
slope performance albeit with low contact resistance at
room temperature [38]. p-InP is likewise ambipolar. The
higher band-gap of InP aids with off-current suppression
giving on-off ratio > 102 with S ∼ 220 mV/dec but low
Ion < 10 pA [5]. In contrast, InSb has the smallest
bandgap and gives the poorest performance in the role
of room temperature p-NWFET [39].
V. CONCLUSION
We have shown that electrolyte gating remains effec-
tive in nanowire transistors where the doping level is
sufficiently high that traditional metal-oxide gate for-
mulations fail completely. We exploit this to obtain
p-GaAs nanowire transistors that surpass other III-V
p-type nanowire MOSFETs on a combination of three
performance metrics: sub-threshold swing, on-off ratio
and on-resistance. The latter is achieved via the high
doping density which necessitates electrolyte gating for
functional gating. We obtain a sub-threshold swing of
75 ± 15 mV/dec, within 25% of the room-temperature
thermal limit, and comparable with the best n-type
nanowire MOSFETs. Additionally, our gate structures
show low hysteresis in the sub-threshold regime, are eas-
ier to fabricate than metal-oxide gate structures, and
feature an inherently biocompatible material. Our re-
sults point an interesting path to extending the perfor-
mance and application of nanowire transistors, and mo-
tivate further work on improved electrolyte materials for
nanoscale device and bioelectronics applications.
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